


PCT

世界知的所有権機関
国際事務局

特許協力条約に基づいて公開された国際出願



(51) 国際特許分類 H04N 5/335	A1	(11) 国際公開番号 WO97/07630 (43) 国際公開日 1997年2月27日 (27.02.97)
(21) 国際出願番号 PCT/IP96/02281 (22) 国際出願日 1996年8月12日 (12.08.96) (30) 優先権データ 特願平7/206140 1995年8月11日 (11.08.95) JP 特願平7/206143 1995年8月11日 (11.08.95) JP 特願平8/53220 1996年3月11日 (11.03.96) JP 特願平8/59845 1996年3月15日 (15.03.96) JP (71) 出願人 (米国を除くすべての指定国について) 株式会社 東芝 (KABUSHIKI KAISHA TOSHIBA) [JP/JP] 〒210 神奈川県川崎市幸区堀川町72番地 Kanagawa, (JP) (72) 発明者: および (75) 発明者/出願人 (米国についてのみ) 松長睦之 (MATSUNAGA, Yoshiyuki) [JP/JP] 〒247 神奈川県鎌倉市小袋谷1-4-21-212 Kanagawa, (JP) 大澤慎治 (OHSAWA, Shinji) [JP/JP] 〒243-04 神奈川県海老名市国分北1-21-24-204 Kanagawa, (JP) 中村信男 (NAKAMURA, Nobuo) [JP/JP] 〒183 東京都府中市東芝町2-1-E620 Tokyo, (JP)		山下浩史 (YAMASHITA, Hirofumi) [JP/JP] 〒146 東京都大田区東矢口1-5-22 Tokyo, (JP) 三浦浩樹 (MIURA, Hiroki) [JP/JP] 〒235 神奈川県横浜市磯子区汐見台2-8-2 Kanagawa, (JP) 田中長孝 (TANAKA, Nagataka) [JP/JP] 〒224 神奈川県横浜市都筑区仲町台4-19-18-409 Kanagawa, (JP) 馬淵圭司 (MABUCHI, Keiji) [JP/JP] 〒211 神奈川県川崎市幸区南加瀬2-14-10 Kanagawa, (JP) (74) 代理人 弁理士 鈴江武彦, 外 (SUZUYE, Takchiko et al.) 〒100 東京都千代田区霞が関3丁目7番2号 鈴業内外特許事務所 Tokyo, (JP) (81) 指定国 JP, KR, US, 欧州特許 (DE, FI, FR, NL). 添付公開書類 国際調査報告書
(54) Title: MOS IMAGE PICKUP DEVICE (54) 発明の名称 MOS型固体撮像装置 (57) Abstract A MOS image pickup device in which unit cells are arranged two-dimensionally in a matrix, a horizontal line (column) of unit cells is selected by means of a vertical address circuit, a vertical signal line to which the outputs of one vertical line (row) of unit cells are fed by means of a horizontal address circuit, and the signals of the unit cells are sequentially outputted. Each unit cell is provided with an output circuit which outputs the output of a photodiode to a vertical signal line, a plurality of photodiodes connected in parallel with the output circuit, and selection switch which selects one of the photodiodes and connects the selected photodiode to the output circuit. The output circuit is composed of an amplifying transistor which amplifies the outputs of the photodiodes, a selection transistor which selects one of the unit cells, and a reset transistor which resets the electric charge of the photodiodes.		



BEST AVAILABLE COPY

WO 97/07630

PCT/JP96/02281

28/29




FIG. 33

BEST AVAILABLE COPY

Our translation of page 31, lines 2-17 of the document (2)

Fig. 33 shows a structure of a unit cell P3-1-1 shown in Fig 32. This figure shows only the unit cell P3-1-1. However, each of the other unit cells P3-1-2 etc. has the same structure as the unit cell P3-1-1.

As shown in Fig. 33, a unit cell of a MOS-type solid-state image pickup apparatus of the present embodiment is constructed with four photodiodes 62a to 62d, four photodiode selection transistors 63a to 63d and one output circuit 68. The four photodiodes are arranged in a matrix form of two rows x two columns.

The photodiodes 62a to 62d are connected in common to the output circuit 68 respectively through the selection transistors 63a to 63d. The respective selection transistors 63a to 63d are independently turned on and off via photodiode selection lines 22-1, 24-1, 172-1 and 174-1 which are arranged from a vertical address circuit 5 in a horizontal direction.

As described above, since the unit cell P1-1-1 is constructed by connecting the four photodiodes 62a to 62d in common to the output circuit 64, the present embodiment can omit three output circuits compared with a MOS-type solid-state image pickup apparatus of the prior art.

BEST AVAILABLE COPY